and thereby included in the CATOE-system (see Figure 2) . The logic synthesis tools will, from a functional ALF de¬ scription as in Figure 3 , synthesize a set of transis¬ tor netlist descriptions of the optimized and decom¬ posed functions, as well as an overall circuit netlist. 
Floorplanning
The complex gates are placed in a standard cell like fashion, using rows of cells and channels. When all cells have been placed, they are interconnected using the two-layer channel router CHAN. Figure 6 shows the final chip layout. The chip was produced in a 2/i nwell process3. 
Summary
In this paper we have described a system for the syn¬ thesis of multilevel combinational logic. The system covers both logic synthesis and layout synthesis do¬ mains. The various steps in the transformation of multi-output combinational functions into mask lay¬ out have been described together with the design tools involved.
Further we have shown how a decoder chip has been completed using this system.
